Noise , Speed , and Power Trade - offs in Pipelined Analog to Digital Converters
نویسندگان
چکیده
Power dissipation is becoming an increasingly important issue in the design of analog to digital converters as signal processing systems move into applications requiring either portability, or as in the case of some telecommunications applications, a high degree of parallelism. This research focuses on minimizing power dissipation in high resolution pipelined analog to digital converters, which are needed in applications requiring both high data rates and high resolution, such as medical imaging, high data rate digital radio receivers, and in some telecommunications systems. Power dissipation was minimized in this research through the appropriate choice of the per stage resolution, optimizing the distribution of the thermal noise budget among the various stages of the pipeline, the appropriate choice of opamp architecture, and through optimal sizing of opamps.
منابع مشابه
Analysis of Integral Nonlinearity in Radix-4 Pipelined Analog-to-Digital Converters
In this paper an analytic approach to estimate the nonlinearity of radix-4 pipelined analog-to-digital converters due to the circuit non-idealities is presented. Output voltage of each stage is modeled as sum of the ideal output voltage and non-ideal output voltage (error voltage), in which non-ideal output voltage is created by capacitor mismatch, comparator offset, input offset, and finite ga...
متن کاملOptimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm
In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...
متن کاملImproving adaptive resolution of analog to digital converters using least squares mean method
This paper presents an adaptive digital resolution improvement method for extrapolating and recursive analog-to-digital converters (ADCs). The presented adaptively enhanced ADC (AE-ADC) digitally estimates the digital equivalent of the input signal by utilizing an adaptive digital filter (ADF). The least mean squares (LMS) algorithm also determines the coefficients of the ADF block. In this sch...
متن کاملPerformances And Limitations Of A Technique For Background Calibration Of Capacitor Mismatch Errors In Pipelined A/D Converters
This paper analyses the performances of a recently proposed background calibration technique with digital cancellation of D/A converter noise, which has been recently proposed for highspeed, high-resolution, pipelined Analog-to-Digital Converters (ADCs).
متن کاملA CMOS Mixed-Mode Sample-and-Hold Circuit for Pipelined ADCs
This paper describes the design of a high-speed CMOS sampleand-hold (S/H) circuit for pipelined analog-to-digital converters (ADCs). This S/H circuit consists of a switched-capacitor (SC) amplifier and a comparator to generate the mixed-mode sampled output data, which are represented both in analog and digital forms. The mixed-mode sampling technique reduces the operational amplifier (op amp) o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999